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Thermal Si02 Growth Rate Enhancement at
Low Temperatures using an NF3 Additive
Ryan D. Rettmann
Abstract—Thermally grown silicon oxide growth enhancement
using small amounts of NF3 was investigated, examining both
growth rate and interface quality. Low temperature results
showed noted growth rate enhancement at temperatures above
7000 C. Interface quality showed significant improvement.
Further enhancement is expected through modified chamber and
equipment design.
Index Terms—Thermal Oxide, NF3, Gate Dielectric, Thin Film
Transistors
I. INTRODUCTION
THE introduction of a viable thermal oxide process couldremedy several current challenges facing high-mobility
TFT applications. Studies have shown potential for enhanced
oxide growth and interface state reduction using both NF3 and
F2 additives in an oxidizing ambient [1], [4]. This research
project revives this study in a new context where a high-
temperature rapid thermal process is not applicable.
II. EQUIPMENT SETUP
The test setup was constructed as follows; a horizontal hot-
walled furnace with an 800°C torch (for pyrogenic steam) was
outfitted with a direct injection NF3 inlet. Figure 1 shows a
diagram of the fumace. A mass flow controller rated at 2-8
sccms was used to control NF3 flow. The experiment used 4”
p-type bare Si wafers. Flow rates of 02 and NF3 were varied
from 2-8 sccm and 2.5-10 1pm, respectively. A temperature
range from 600-800°C was investigated. Thickness
measurements were performed using a Woollam VASE
ellipsometer, a Rudolph ellipsometer, and a Tencor 5M300
SpectraMap. Oxide quality was investigated using C-V
characteristics measured using an MDC mercury probing
station.
I
Fig. 1. Diagram of Equipment Setup.
III. GROWTH RATE RESULTS
Initial results on screening experiments done at 600°C were
inconsistent and non-uniform, and thus further runs were
shifted to higher temperatures. Figure 2 shows the
dependence of growth rate on NF3 concentration found from
oxide test runs performed at 700°C and 800°C. The greatest
enhancement in oxidation growth rate was found at a
maximum NF3 flow condition of 8 sccm; the 02 flow setpoint
at either 5 1pm or 10 1pm showed little effect. Results
generally indicated a 2x increase in growth rate. Longer soak
runs were performed at 5 1pm 02 and 8sccm NF3, with results
shown in Figure 3. These results along with literature [2-5]
suggest that further rate enhancement may be possible using a
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Fig. 3. Oxide Thickness dependence on time at 700°C and 800°C, 1600 ppm
NF3.
IV. C-V MEASUREMENT RESULTS
Initial electrical measurements were performed using an
MDC mercury probe capacitance voltage station. Figure 4
shows a sample of C-V measurement sweep using the Hg
probe station. No significant shift in oxide quality was
observed between dry and NF3 enhanced growth runs.
Derived electrical thickness showed some deviation from
optically measured results.
Aluminum capacitors were then fabricated to verify results.
Sample wafers were coated with aluminum using a CVC
evaporator, pattemed, and etched using wet etch chemistry.
The wafers were then sintered at 4500 C in an N2/H2 ambient.
Measurements were preformed on an MDC probing station.
Figure 5 shows a sampling of the C-V results.
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Applied Bias (V)
800C, 2 hour, 1600 ppm NF3 256 4.56e10 cmA~2
800C, 4 hour, Dry Oxidation 293 3.41e10 cm1’-2
Fig. 4. Hg-probe electrical characterization results.
Electrical Oxide Surface State
Thickness Density
800C, 2 hour, 1600 ppm NF3 194A 4.SlelO cm~’-2
800C, 4 hour, Dry Oxidation 203 A 1.33e11 cm”-2
700C, 4 Hour, 1600 ppm NF3 209 A 5.18e10 cmA~2
700C, 12 hour, Dry Oxidation 227 A 1.32e11 cm”-2
Significant interface state reduction is observed in the NF3
enhanced growth runs. This is thought to be caused by the
influence of fluorine during the growth process; F atoms are
suspected to tie up Si dangling bonds as a placeholder for 02
molecules [4).
V. CONCLUSIONS/FUTURE WORK
Growth rate enhancement was observed for temperatures
greater than 700° C. However, results from less than 700° C
runs were inconclusive. C-V measurement data shows a
substantial improvement in oxide quality through the use of
NF3. This has significant importance to proposed TFT
applications. For this work to be applicable, oxide quality
must match or exceed currently available techniques.
Optimizations to chamber design based on previous studies
and data from this study are expected to further improve
growth rate. By plumbing the NF3 source through the torch,
the molecules are expected to dissociate, freeing up the
fluorine to interact with the oxide growth.
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